Difference between revisions of "Novas.com"
(→Contact) |
(→Description) |
||
| Line 9: | Line 9: | ||
==Description== | ==Description== | ||
| − | Novas | + | '''Novas Design Comprehension Solutions''' |
| + | |||
| + | Novas orchestrates a collection of leading-edge solutions that ease design comprehension throughout the verification flow, from systems to silicon. Our debug systems reduce the time it takes to understand complex logic, giving you more time to spend on adding value to your design. Our new visibility enhancement products optimize verification resources by reducing the amount of data required to gain full visibility into design behavior, cutting simulation and emulation run times, reducing disk space requirements, and enabling effective silicon debug. | ||
| + | |||
| + | Novas design comprehension solutions include: | ||
| + | |||
| + | * | ||
| + | Debug Automation to accelerate tracing of causes and effects | ||
| + | * | ||
| + | Visibility Enhancement to reduce the cost of verification | ||
| + | * | ||
| + | Methodology Unification to simplify the flow through design, verification, and analysis | ||
| + | |||
| + | '''Greater Overall Design Productivity ''' | ||
| + | |||
| + | Debug - observing, tracing, visualizing, and understanding design behavior - is a necessary part of the design and verification process. Recording the data required to comprehend complex designs consumes a significant amount of the verification resources on a typical project. Methodologies for recording that data are inconsistent and the time required unpredictable. | ||
| + | |||
| + | Verification consumes up to 70% of design effort and debug takes up to 50% of that time - this means up to 35% of your overall design time is spent understanding how a design works or why it doesn't. Recording the data necessary for debug consumes additional verification resources by slowing simulation and emulation and by forcing designers to spend time figuring out what to record because recording everything takes too long and too much space | ||
| + | |||
| + | Novas solutions cut the time it takes to comprehend your design from systems to silicon by half or more, enabling you to: | ||
| + | |||
| + | * | ||
| + | Achieve tight schedules | ||
| + | * | ||
| + | Cut verification costs | ||
| + | * | ||
| + | Spend more time adding value | ||
==Languages== | ==Languages== | ||
Revision as of 20:49, 29 September 2008
Title
Novas Software: Debug Solutions from Systems to Silicon for Integrated Circuits (IC) and Systems
Description
Novas Design Comprehension Solutions
Novas orchestrates a collection of leading-edge solutions that ease design comprehension throughout the verification flow, from systems to silicon. Our debug systems reduce the time it takes to understand complex logic, giving you more time to spend on adding value to your design. Our new visibility enhancement products optimize verification resources by reducing the amount of data required to gain full visibility into design behavior, cutting simulation and emulation run times, reducing disk space requirements, and enabling effective silicon debug.
Novas design comprehension solutions include:
*
Debug Automation to accelerate tracing of causes and effects
*
Visibility Enhancement to reduce the cost of verification
*
Methodology Unification to simplify the flow through design, verification, and analysis
Greater Overall Design Productivity
Debug - observing, tracing, visualizing, and understanding design behavior - is a necessary part of the design and verification process. Recording the data required to comprehend complex designs consumes a significant amount of the verification resources on a typical project. Methodologies for recording that data are inconsistent and the time required unpredictable.
Verification consumes up to 70% of design effort and debug takes up to 50% of that time - this means up to 35% of your overall design time is spent understanding how a design works or why it doesn't. Recording the data necessary for debug consumes additional verification resources by slowing simulation and emulation and by forcing designers to spend time figuring out what to record because recording everything takes too long and too much space
Novas solutions cut the time it takes to comprehend your design from systems to silicon by half or more, enabling you to:
*
Achieve tight schedules
*
Cut verification costs
*
Spend more time adding value
Languages
English
Contact
- Novas Software Inc.
- 2025 Gateway Place, Suite 400
- San Jose CA
- United States 95110
-
- other Headquarters Contacts
Logos
Additional Information
www.Novas.com
